



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/615,522	07/08/2003	Jeremy A. Theil	10021136-1	9342
57299 7590 04/10/2007 AVAGO TECHNOLOGIES, LTD. P.O. BOX 1920			EXAMINER	
			SELBY, GEVELL V	
DENVER, CO 80201-1920			ART UNIT	PAPER NUMBER
			2622	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		04/10/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)			
Office Action Summary		10/615,522	THEIL ET AL.			
		Examiner	Art Unit			
		Gevell Selby	2622			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SH WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPORTED STATUTORY PERIOD FOR REPORTED STATUTORY PERIOD FOR REPORTED STATES AND A STATES AND	DATE OF THIS COMMUN. 1.136(a). In no event, however, may a not will apply and will expire SIX (6) MO tute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status						
2a) <u></u>	Responsive to communication(s) filed on <u>01</u> This action is FINAL . 2b) The Since this application is in condition for allow closed in accordance with the practice under the practice	nis action is non-final. vance except for formal ma	• •			
Dispositi	on of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withded Claim(s) is/are allowed. Claim(s) 1-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from consideration.				
Applicati	on Papers		-			
10)	The specification is objected to by the Exami The drawing(s) filed on is/are: a) a Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre The oath or declaration is objected to by the	ccepted or b) objected to ne drawing(s) be held in abeya ection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119		•			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) Notic 3) Infor	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application 			

Application/Control Number: 10/615,522 Page 2

Art Unit: 2622

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claim 1-20 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-16 and 18-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Bird, US 5,721,422.

In regard to claim 1, Bird, US 5,721,422, discloses an image sensor, comprising: multiple pixels (see figure 1, elements 10) each include a respective photodiode region (see column 4, lines 45-55);

pixel circuits (see figure 4) each operable to control integration and readout steps for a respective pixel (see column 5, lines 1-41 and column 5, line 65 to column 6, line 3); and

a bias circuit (see figure 1, element 50, S1 and S2) operable to apply voltages across the pixels to induce carrier injection into the photodiode regions to reduce image lag (see column 5, line 34 to column 6, line 12: It is inherent that forward biasing the pixel element 8 in the Bird reference induces carrier injection

Application/Control Number: 10/615,522 Page 3

Art Unit: 2622

into the photodiode region thus reducing lag, since it is an effect of biasing the pixel).

In regard to claim 2, Bird, US 5,721,422, discloses the image sensor of claim 1, wherein the bias circuit (see figure 1, element 50) is operable to induce forward bias flow of injected carriers through the pixel photodiode regions (see column 5,lines 34-50).

In regard to claim 3, Bird, US 5,721,422, discloses the image sensor of claim 2, the bias circuit is operable to periodically induce forward bias flow of injected carriers through photodiode regions (see column 5,lines 34-50).

In regard to claim 4, Bird, US 5,721,422, discloses the image sensor of claim 3, wherein the pixel circuits and the bias circuit are cooperatively configured so that forward bias flow of injected carriers occurs during a reset step for each pixel (see column 5, lines 46-50).

In regard to claim 5, Bird, US 5,721,422, discloses the image sensor of claim 2, wherein pixels are arranged in an array of multiple rows (see figure 1) and the bias circuit is operable to simultaneously induce forward bias flow of injected carriers through the photodiode regions of all pixels in a given row of the array (see column 5, lines 1-32: It is inherent the bias circuit of the Bird reference is operable to induce the bias in all the pixel of a row, since each pixel is activated individually).

In regard to claim 6, Bird, US 5,721,422, discloses the image sensor of claim 5, wherein the bias circuit is operable to simultaneously induce forward bias flow of injected carriers through the photodiode regions one row at a time (see column 5, lines 1-

Application/Control Number: 10/615,522 Page 4

Art Unit: 2622

32: It is inherent the bias circuit of the Bird reference is operable to induce the bias in all the pixel of a row, since each pixel is activated individually).

In regard to claim 7, Bird, US 5,721,422, discloses the image sensor of claim 6. It is inherent the bias circuit of the Bird reference is operable to simultaneously induce forward bias flow of injected carriers through photodiode regions of a given row before the pixel circuits in the given row initiate an integration step for the given row, because this is an intended use of the bias circuit and the structure of the bias circuit is disclosed.

In regard to claim 8, Bird, US 5,721,422, discloses the image sensor of claim 5. It is inherent the bias circuit of the Bird reference is operable to simultaneously induce forward bias flow of injected carriers through photodiode regions of all rows in the array, because this is an intended use of the bias circuit and the structure of the bias circuit is disclosed.

In regard to claim 9, Bird, US 5,721,422, discloses the image sensor of claim 1, wherein it is inherent the Zhao reference discloses that the bias circuit is operable to induce carrier injection between photodiode regions of pixels, because this is an intended use of the bias circuit and the structure of the bias circuit is disclosed (see column 5, lines 34-50).

In regard to claim 10, Bird, US 5,721,422, discloses the image sensor of claim 1, wherein it is inherent the Zhao reference discloses that the bias circuit is operable to induce carrier injection between photodiode regions of adjacent pixels, because this is an intended use of the bias circuit and the structure of the bias circuit is disclosed (see column 5, lines 34-50).

Application/Control Number: 10/615,522

Art Unit: 2622

In regard to claim 11 Bird, US 5,721,422, discloses the image sensor of claim 10, wherein the bias circuit is operable to apply different voltages levels to nodes of adjacent pixels (see column 5, line 51 to column 6, line 12).

Page 5

In regard to claim 12, Bird, US 5,721,422, discloses the image sensor of claim 11, wherein the bias circuit is operable to apply different high-to-low voltage ranges across adjacent pixels (see column 5, line 51 to column 6, line 12).

In regard to claim 13, Bird, US 5,721,422, discloses the image of sensor of claim 11, wherein pixels are arranged in an array of multiple rows (see figure 1) and the bias circuit is operable to apply different voltage levels to nodes of adjacent pixels in adjacent rows (see column 5, line 51 to column 6, line 12).

In regard to claim 14, Bird, US 5,721,422, discloses the image sensor of claim 11, wherein pixels are arranged in an array of rows and columns (see figure 2) and the bias circuit is operable to apply different voltage levels to nodes adjacent pixels in adjacent rows and to apply different voltage levels to nodes of adjacent pixels in adjacent columns (see column 5, line 51 to column 6, line 12).

In regard to claim 15, Bird, US 5,721,422, discloses the image sensor of claim 10, wherein the different voltage levels applied to nodes of adjacent pixels are switched periodically (see column 6, lines 13-57).

In regard to claim 16, Bird, US 5,721,422, discloses the image sensor of claim 10, wherein the bias circuit includes two bias lines for applying different respective voltage levels to the pixels (see figure 1, elements 53 and 54).

Application/Control Number: 10/615,522

Art Unit: 2622

In regard to claim 18, Bird, US 5,721,422, discloses a method of operating an image sensor comprising multiple pixels each including a respective photodiode region (see figure 1), the method comprising:

Page 6

resetting photodiode regions (see column 5, lines 46-50);
integrating charge in photodiode regions (see column 5, lines 42-46);
sampling pixel nodes (see column 5, lines 46-50); and
applying voltages across the pixels to induce carrier injection into
photodiode regions to reduce image lag (see column 5, line 34 to column 6, line
12: It is inherent that forward biasing the pixel element 8 in the Bird reference
induces carrier injection into the photodiode region thus reducing lag, since it is
an effect of biasing the pixel).

In regard to claim 19, Bird, US 5,721,422, discloses the method of claim 18, wherein inducing carrier injection comprises inducing forward bias flow of carriers through the pixel photodiode regions (see column 5,lines 34-50).

In regard to claim 20, Bird, US 5,721,422, discloses the method of claim 18, wherein inducing carrier injection comprises inducing carrier injection between photodiode regions of adjacent pixels (see column 5,lines 34-50).

3. Claim 17 is rejected under 35 U.S.C. 103(a) as being obvious over, Bird, US 5,721,422, in view of Baer, US 6,914,230,

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37

Application/Control Number: 10/615,522

Art Unit: 2622

CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(l)(1) and § 706.02(l)(2).

Page 7

In regard to claim 17, , Bird, US 5,721,422, discloses the image sensor of claim 10, wherein the bias circuit includes a bias line (see figure 4, element BIAS). The Bird reference does not discloses the component of the bias circuit.

Baer, US 6,914,230, discloses a system and method for reducing image lag wherein the bias circuit comprises a set of resistive elements respectively coupled in parallel between the bias line and alternate pixels (see figure 5, element 108 and 112).

It would have been obvious to one of ordinary skill in the art at the time of invention to have been motivated to modify Bird, US 5,721,422, in view of Baer, US 6,914,230, wherein the bias circuit comprises a set of resistive elements respectively coupled in parallel between the bias line and alternate pixels, in order to reduce the effects of electric charge charged in the photo-detector, thus reducing the image lag.

Art Unit: 2622

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gevell Selby whose telephone number is 571-272-7369. The examiner can normally be reached on 8:00 A.M. - 5:30 PM (every other Friday off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Vivek Srivastava can be reached on 571-272-7304. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

gvs

LIN YE PRIMARY PATENT EXAMINER

Page 8